

1/15








FIG. 3-A

```
token bs
                    {
                                   field
                                          = id;
                            sig {
                                          = data;
                            sig {
                                   field
                                   range = [15:0:]}
     token mvp
                                   field
                    {
                            sig {
                                          = mpeg}
                            sig {
                                   field
                                          = layer;
                                                             40
                                   range = [3:0];
                                   field
                                          = ext:
                            sig {
                                   range = [3:0];
                                                            FIG. 4
                            sig {
                                   field
                                          = code;
                                   range = [3:0];
                            sig {
                                   field
                                          = data;
                                   range = [15:0];}
                                   param BSN = 'MVP BSN;
     object qa mvp16
                           {
                                  param BSW = LOG2(BSN);
                                                                 50
            input
                                   port
                                           = clk;
            input
                                   port
                                           = rst ;}
            token in
                                  type
                                           = bs;
                                   port
                                           = vp;
            token out
                                  type
                                           = mvp;
                                           = vp;}
                                   port
FIG. 5
                                     (/* Start: QDL_PORT_LIST */
                                     clk
                            60b s
                                     rst
                                     vp bs id
  module QDL MOD NAME
                                     vp bs data
    (/* QDL PORT LIST */);
                                     vp bs rdy
     /* QDL PARAM LIST */
                                     vp bs req
     /* QDL BUS DEFS */
                                     vp mvp mpeg
     /* QDL PORT DECL */
                                     vp mvp layer
     /* QDL PORT WIRE */
                                     vp mvp ext
 // Internal Logic Here;
                                     vp mvp code
  endmodule //QDL MOD NAME
                                     vp mvp data
                                     vp_mvp_rdy
FIG. 6-A
                                     vp_mvp_req
                                     /* End: QDL PORT LIST */);
                  60a
                        FIG. 6-B
```

```
/* Start: QDL_PARAM_LIST */
parameter BSN = 'MVP_BSN;
parameter BSW =
((BSN)<=2)?1:(((BSN)<=4)?2:(((BSN)<=8)?3:(BSN)<=16)?4:5))));
parameter MVP_NR = 1
/* End: QDL_PARAM_LIST */
```

```
60c
                                                         FIG. 6-D
/* Start: QDL BUS DEFS */
                                = (0);
parameter
              BS_ID_MSB
             BS_ID_LSB
                                = (0);
parameter
                                = (BS_ID_MSB - BS_ID_LSB + 1);
             BS_ID W
parameter
                                = (16-1):
             BS DATA MSB
parameter
             BS DATA LSB
                                = (0);
parameter
             BS DATA W
                                = (BS DATA MSB - BS DATA_LSB + 1);
parameter
              BS ALL
                                = BS ID W + BS DATA W;
parameter
             MVP MPEG MSB
                                = (0):
parameter
                                = (0);
parameter
              MVP MPEG LSB
             MVP_MPEG_W = (MVP_MPEG_MSB - MVP_MPEG_LSB + 1);
parameter
//some parameters cut out
             MVP_DATA_MSB
                                = (15);
parameter
                                = (0);
              MVP DATA LSB
parameter
              MVP_DATA_W = (MVP_DATA_MSB -MVP_DATA_LSB + 1);
parameter
              MVP_ALL = MVP_MPEG_W + MVP_LAYER_W +
parameter
                        MVP_EXT_W + MVP_CODE_W + MVP_DATA_W;
/* End: QDL BUS DEFS */
```

```
·60d
                                                          FIG. 6-G
q1 qi #(BS_ALL, 1) qa_mvp16_qi (
        .clk
                (clk
                         ),
                (rst
        .rst
                ({vp_bs_id, vp_bs_data}),
        .idata
                (vp bs rdy),
        .irdy
                (vp bs req),
        .ireq
        .odata ({icmd, idata)},
                (irdy),
        .ordy
                (ireq),);
        .oreq
```

```
/* Start: QDL PORT DECL */
                                            clk;
input
                                            rst:
input
                                            vp bs id;
input
                                            vp bs data;
input [BS DATA MSB:BS DATA LSB]
input [1-1:0]
                                            vp bs rdy;
                                            vp_bs_req;
output [1-1:0]
output
                                            vp_mvp_mpeg;
                                                            60e
                                            vp_mvp_layer;
output [MVP LAYER MSB:MVP LAYER LSB]
output [MVP EXT MSB:MVP EXT LSB]
                                            vp_mvp_ext;
output [MVP CODE MSB:MVP CODE LSB]
                                            vp_mvp_code;
output [MVP DATA MSB:MVP DATA_LSB]
                                            vp mvp_data;
output [MVP NR-1:0]
                                            vp mvp rdy;
input [MVP NR-1:0]]
                                            vp mvp req;
/* End: QDL PORT DECL */
/* Start : QDL PORT WIRE */
wire [1-1:0]
                                          vp bs req;
wire
                                          vp_mvp_mpeg;
wire [MVP LAYER MSB:MVP LAYER LSB]
                                          vp_mvp_layer;
wire [MVP EXT MSB:MVP EXT LSB]
                                          vp mvp ext;
wire [MVP CODE MSB:MVP CODE LSB]
                                          vp_mvp_code;
                                                            60f
wire [MVP_DATA_MSB:MVP_DATA_LSB
                                          vp_mvp_data;
wire [MVP NR-1:0]
                                          vp mvp rdy;
/* End : QDL PORT WIRE */
                                                      FIG. 6-F
q1 qo #(MVP ALL, 1, MVP NR) qa mvp16 qo (
.clk
       (clk
              ),
              ),
       (rst
.rst
.idata
      ({MpegR, LayerY, ExtR, CodeY, DataY}),
                                                     60h
.irdy
      (ordy),
      (oreq),
.ireq
.odata ({vp_mvp_mpeg, vp_mvp_layer, vp_mvp_ext,
       vp_mvp_code, vp_mvp_data)},
      (irdy),
.ordy
oreq
       (ireq),);
                                                  FIG. 6-H
```

```
namespace QuArc {
                                                    FIG. 7-A
       QDL NAME\ FDS:
class
public BlockFDS {public: //rest of file descriptor class
public: /* QDL_FDS_PIPE_DECL */};
       QDL NAME:
class
       public Qblock {
                      ~QDL NAME (void);
       public:
                      QDL NAME (
       explicit
                      const QDL_NAME\_FDS& arg_fds);
       virtual bool
                      sim core(void);
             QDL NAME\ FDS p f des;
private:
              sim logic (void);
private: bool
private: /* QDL TOKEN DECL*/
private: QDL NAME (const QDL_NAME&);
QDL_NAME& operator (const QDL_NAME&);};} //End Namespace
```

-70a

```
namespace QuArc {
                                                    FIG. 7-B
       QaMVP16 FDS:
class
       public BlockFDS {
public: //rest of file descriptor class
public: /* QDL FDS PIPE DECL */
                     QPipe vp bs fds;
                      QPipe vp_mvp_fds;};
       QaMVP16
class
       public Qblock {
                      ~QaMVP16 (void);
public:
                      QaMVP16 (
       explicit
                      const QaMVP16\ FDS& arg fds);
       virtual bool
                      sim core(void);
                             QaMVP16 FDS p f des;
private:
private:
              bool
                      sim logic (void);
private: /* QDL TOKEN DECL */
                      VP BSToken
                                           p_vp_bs;
                      VP MVPTok n
                                           p_vp_mvp;
                      QaMVP16 (const QaMVP16&);
private:
QaMVP16& operator (const QaMVP16&);};} //End Namespace
```

```
namespace QuArc {
                                                 FIG. 7-C
       QDL_NAME::sim_logic(void)
bool
       //bit-accurate model of algorithm here
       return true;}
QDL_NAME::QDL_NAME (const QDL_NAME) FDS& arg_fds)
       Qblock
                     ();
                                                            70°c
                     (arg fds),
       p f des
       /* QDL CONST INIT */
{ //initialization code here }
bool QDL NAME::sim core(void)
       /* QDL INPUT CONNECTIONS */
       /*QDL OUTPUT CONNECTIONS*/
       return sim_logic();}} //End Namespace
```

```
namespace QuArc {
                                                          FIG. 7-D
bool QAMVP16::sim logic(void)
    //bit-accurate model of algorithm here
    return true:}
QAMVP16::QAMVP16 (const QAMVP16_FDS& arg_fds)
    Qblock
                         ();
    p f des
                         (arg_fds),
    /* Start: QDL CONST INIT */
    p_vp_bs
                         (),
    p_vp_mvp
    /* End: QDL CONST INIT */
{ //initialization code here }
bool QAMVP16::sim core(void)
    /* Start: QDL_INPUT_CONNECTIONS*/
    p_vp_bs.qpipe (& p_f_des.vp_bs_fds);
    p_vp_bs.instance_name (p_f_des.vp_bs_fds.instance_name());
    /* End: QDL_INPUT_CONNECTIONS*/
    /* Start: QDL_OUTPUT_CONNECTIONS*/
    p_vp_mvp.qpipe (& p_f_des.vp_mvp_fds);
    p_vp_mvp.instance_name(p_f_des.vp_mvp_fds.instance_name());
    /* End: QDL_OUTPUT_CONNECTIONS*/
    return sim logic(); }
```

70d

```
80a
 # include ".gdl specs of component Objects"
 object qm miq1
                              param BSN
                                            = 'MIQ1 BSN:
                                            = LOG2(BSN);
                              param BSW
                              REQUIRED PORTS;
                              token in {
                                     type
                                            = mvp;
                                     port
                                            = vp;
                              token out {
                                     type
                                            = dat;
                                                    = 16;}}
                                     var DW
                                                       FIG. 8-A
instantiate
                                      = qa miqa;
              {object
                                      = iga;
              name
                                      = BSN;
              param BSN
              param BSW
                                      = BSW;
              REQUIRED CONN;
              connect {
                             type
                                      = mvp;
                             label
                                      = vp;
                                      = iqz;
                                                        80b
              connect {
                             type
              RAM 1port connect(q, q, 7, 16);}
instantiate
              {object
                                      = qa miqc;
              name
                                       = iqc;
              REQUIRED CONN;
                                      = iqz;
              connect {
                             type
                                      = dat:
              connect {
                             type
                             var DW
                                      = 16;
              RAM 1r1w connect(z, z, 6, 12);}}
                                            FIG. 8-B
module QDL MOD NAME
  (/* QDL PORT LIST */);
   /* QDL PARAM LIST */
   /* QDL BUS DEFS */
                                          90a
   /* QDL PORT DECL */
   /* QDL PORT WIRE */
   /* QDL INSTANCE */
endmodule // QDL MOD NAME
                                    FIG. 9-A
```

```
qa_miqa#(
                BSN,
                BSW,
                            clk),
iqa (.clk
                            rst_),
      .rst
      .mvp_mpeg
                            vp_mvp_mpeg),
                            vp_mvp_layer),
      .mvp_layer
      .mvp_ext
                            vp_mvp_ext)
      .mvp_code
                            vp_mvp_codé),
      .mvp data
                            vp mvp data),
                            vp_mvp_rdy [0:0] ),
vp_mvp_req [0:0] ),
      .mvp_rdy
      .mvp_req
      .iqz_as
                            iqz_as),
      .iqz_data
                            iqz_data),
                            iqz_rdy ),
      .iqz_rdy
                            iqz_req),
      .iqz_req
.qaddr
                                                                              90b
                            daddr),
      .qrde
                            grde),
                            grdata),
      .grdata
      .qwre
                            qwre),
       .gwdata
                            gwdata));
                DAT_NR
qa_miqc#(
                            clk),
igc
      (.clk
                            rst_),
       .rst_
                            iqz_as),
      .iqz_as
                            idz_datá),
      .igz data
                            iqz_rdy [0:0] ),
      .iqz_rdy
                            iqz_req [0:0]),
      .iqz_req
.dat_data
                            dat_data),
                            dat_rdy),
       .dat_rdy
                            dat_req),
       .dat_req
      .zrde
                            zrde),
       .zraddr
                            zraddr),
                            zrdata),
       .zrdata
      .zwre
                            zwre),
                            zwaddr),
       .zwaddr
                            zwdata ') );
       .zwdata
//RAM Instantiations Here;
```

FIG. 9-B

```
namespace QuArc {
                                            FIG. 10-A
       QmMIQ1 FDS:
class
       public BlockFDS {
public: //rest of file descriptor class
                     /* QDL FDS PIPE DECL */
public:
                      QPipe vp mvp_fds;
                      QPipe dat fds: }:
       QmMIQ1
class
       public Qblock {
                      ~QmMIQ1 (void);
public:
                      QmMIQ1 (
       explicit
                      const QmMIQ1 FDS& arg fds);
                                                          100a
                      sim core(void);
       virtual bool
                      QmMIQ1 FDS p f des;
private:
                      sim logic (void);
private: bool
                      /* QDL TOKEN DECL */
private:
                      VP MVPTokenp vp mvp;
                      DATToken
                                            p_dat;
                      QmMIQ1 (const QmMIQ1&);
private:
              operator = (const QmMIQ1&);};}
QmMIQ1&
//End Namespace
```

```
FIG. 10-B
namespace QuArc {
       QDL NAME::sim logic(void)
bool
       Proc process;
          QDL INSTANCE */ }
QDL_NAME::QDL_NAME (const QDL_NAME\_FDS&arg_fds) | 100b
       Qblock
                     ( );
       p f des
                     (arg fds),
      /* QDL CONST IN IT */
{ //initialization code here }
bool QDL NAME::sim core(void)
      /* QDL INPUT CONNECTIONS */
      /*QDL OUTPUT CONNECTIONS */
       return sim logic();}} //End Namespace
```

```
namespace QuArc {
                                                FIG. 10-C
       QmMIQ1::sim logic(void)
bool
       Proc process;
       /* QDL Instance */
       if (!process.fork() ) {
               return false ;}
       if (process.is child()) {
 102
               QaMIQC iqc (p_f_des.qa_miqc_f_des );
               bool rv = iqc.simulate();
               delete data pipes();
               return rv;}
       if (process.is parent()) {
                                                               100c
               QaMIQA iqa (p_f_des.qa_miqa_f_des );
  104
               bool rv = iga.simulate ();
               delete data pipes ();
                process.wait all ();
               return rv;}
                                                                100d
```

```
QmMIQ1::QmMIQ1 (const QMMIQ1_FDS& arg_fds)
 Qblock
                     ( );
 p f des
                     (arg fds),
 /* Start: QDL CONST_INIT */
 p vp mvp
 p dat()
 /* End: QDL CONST INIT */
{ //initialization code here }
bool QmMIQ1::sim core(void)
{ /* Start: QDL INPUT CONNECTIONS */
 p vp mvp.qpipe (& p f des.vp mvp.fds);
 p vp mvp.instance name (p f des.vp mvp fds.instance_name());
 /* End: QDL INPUT CONNECTIONS */
 /* Start: QDL OUTPUT CONNECTIONS */
 p dat.qpipe (& p f des.dat des);
 p dat.instance name(p f des.dat des.instance name() );
 /* End: QDL_OUTPUT_CONNECTIONS */
 return sim_logic(); } } // End Namespace
                                                  FIG. 10-D
```




FIG. 11-A




FIG. 11-B

setglobal	if_input_delay	[expr 0.75 * \$cycle_time - \$clock_skew]
setglobal	if_output_delay	[expr 0.75 * \$cycle_time - \$clock_skew]
setglobal	token_input_delay	[expr 0.85 * \$cycle_time - \$clock_skew]
setglobal	token_output_delay	[expr 0.85 * \$cycle_time - \$clock_skew]
setglobal	ram_input_delay	[expr 0.75 * \$cycle_time - \$clock_skew]
setglobal	ram_output_delay	[expr 0.25 * \$cycle_time - \$clock_skew]
setglobal	token_crit_range	[expr 0.10 * \$cycle_time]
setglobal	ram_crit_range	[expr 0.10 * \$cycle_time]
setglobal	def_crit_range	[expr 0.10 * \$cycle_time]
setglobal	clk_crit_range	[expr 0.10 * \$cycle_time]
setglobal	def_load	[expr 4 * [load_of "lib. inverter cell"]]
setglobal	qif_load	[expr 5 * \$def_load]
setglobal	def_drive	[drive_of "library NAND2 cell"]

FIG. 12-A

320a

```
QsynSetTokenInConstraint { bus } {
proc
         upvar token_input_delay token_output_delay ...(rest of variables)
                            [get_ports "$(bus)*"]
         set token_ports
                            [filter $token_ports "@port_direction == in"]
         set in ports
                           [filter $token_ports "@port_direction == out"]
         set out ports
         set_input_delay $token_input_delay -clock $clock $in_ports
         set_output_delay $token_output_delay -clock $clock $out_ports
                                                                               320b
         set input delay $if input delay -clock $clock $(bus)rdy
         set_output_delay $if_output_delay -clock $clock $(bus)req
         set load $qif load $out ports
         set_drive $def_drive $in_ports
         group path -critical range $token crit range -name $bus -to $out ports
         unset token_ports
         unset in_ports
         unset out_ports
         return 1}
```

FIG. 12-B